Mailing list archives : pcb-rnd

ID:4466
From:Majenko Technologies <ma...@majenko.co.uk>
Date:Mon, 26 Oct 2020 22:44:46 +0000
Subject:Re: [pcb-rnd] Bug: polygons connected to nets are ignored in DRC
in-reply-to:4464 from ge...@igor2.repo.hu
--000000000000f4899405b29aad20
Content-Type: text/plain; charset="UTF-8"
 
Nice. Works well.
 
On Mon, Oct 26, 2020 at 1:10 PM <gedau@igor2.repo.hu> wrote:
 
>
>
> On Tue, 1 Sep 2020, Majenko Technologies wrote:
>
> >A polygon connected to a net (for example a ground plane) is ignored by
> DRC
> >clearance tests. In the attached PCB the connection between C101 and C102
> >(net LINK) should fail DRC as the clearance is below the specified 0.15mm
> >between it and the ground (net GND). But it doesn't.
>
> Thanks, fixed in r33178, please test!
>
> Note: the short will be reported exactly twice, and that's intentional: it
> is found from both nets point-of-view (that's why the red-blue highlight
> swaps between the two reports). In extreme cases, with more complicated
> drc rules you may find an asymmetric case, e.g. a high voltage network
> requires a 4mm clearance, but plain signals require only 0.2mm, and you
> have 3mm - that way only the high voltage net would flag this as a
> violation.
>
> Regards,
>
> Igor2
>
>
>
>
 
-- 
*Matt Jenkins*
Majenko Technologies
https://majenko.co.uk
 
--000000000000f4899405b29aad20
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
 
<div dir=3D"ltr">Nice. Works well.</div><br><div class=3D"gmail_quote"><div=
 dir=3D"ltr" class=3D"gmail_attr">On Mon, Oct 26, 2020 at 1:10 PM &lt;<a hr=
ef=3D"mailto:gedau@igor2.repo.hu">gedau@igor2.repo.hu</a>&gt; wrote:<br></d=
iv><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex;bord=
er-left:1px solid rgb(204,204,204);padding-left:1ex"><br>
<br>
On Tue, 1 Sep 2020, Majenko Technologies wrote:<br>
<br>
&gt;A polygon connected to a net (for example a ground plane) is ignored by=
 DRC<br>
&gt;clearance tests. In the attached PCB the connection between C101 and C1=
02<br>
&gt;(net LINK) should fail DRC as the clearance is below the specified 0.15=
mm<br>
&gt;between it and the ground (net GND). But it doesn&#39;t.<br>
<br>
Thanks, fixed in r33178, please test!<br>
<br>
Note: the short will be reported exactly twice, and that&#39;s intentional:=
 it <br>
is found from both nets point-of-view (that&#39;s why the red-blue highligh=
t <br>
swaps between the two reports). In extreme cases, with more complicated <br=
>
drc rules you may find an asymmetric case, e.g. a high voltage network <br>
requires a 4mm clearance, but plain signals require only 0.2mm, and you <br=
>
have 3mm - that way only the high voltage net would flag this as a <br>
violation.<br>
<br>
Regards,<br>
<br>
Igor2<br>
<br>
<br>
<br>
</blockquote></div><br clear=3D"all"><div><br></div>-- <br><div dir=3D"ltr"=
 class=3D"gmail_signature"><div dir=3D"ltr"><div><div dir=3D"ltr"><b>Matt J=
enkins</b><div>Majenko Technologies</div><div><a href=3D"https://majenko.co=
.uk" target=3D"_blank">https://majenko.co.uk</a></div></div></div></div></d=
iv>
 
--000000000000f4899405b29aad20--
 

Reply subtree:
4466 Re: [pcb-rnd] Bug: polygons connected to nets are ignored in DRC from Majenko Technologies <ma...@majenko.co.uk>