| ID: | 3884 |
| From: | ge...@igor2.repo.hu |
| Date: | Tue, 31 Mar 2020 08:48:33 +0200 (CEST) |
| Subject: | [pcb-rnd] project state update |
Hi all, I'm in a transition from almost-full-time office job to pretty much full-time pcb-rnd (thanks to nlnet). This all came sudden, so I had to adjust the pcb-rnd dev cycle schedule that was set up months ago a bit: we are about a week late with starting our bugfix phase in this development cycle. But after all, we are starting the bugfix phase now. Which means trunk/ is considered stable; if you are using a release, please consider swithing to trunk and contribute in testing! I will have much more time for pcb-rnd from Thursday, so the slight delay of bugfix phase start won't affect the target release date. The plan now is: - I will focus on bugfixes from this weekend so we will have about 2 weeks to test out the fixes before the code freeze (about 3 weeks before the release) - in the background I will finish as much of drc_query as possible - as it is a new plugin, modifications to it won't break existing features, so it's in line with our bugfix phase policy as long as I can also fix all the bugs - becaue of having much more time on pcb-rnd now, I will switch back to shorter dev cycles, probably 2 to 2.5 months My weekly time table will be: - 40 hours pcb-rnd, which I will try to mostly focus on 4 weekdays, net 10 hours a day - 12..20 hours of cschem/ringdove on the weekends (when I will try to resist doing pcb-rnd) - 8 hours of office work (one weekday) at the company (This will slow down the cschem effort a bit, but not too much, I would have had about the same amount of time on it in the previous setup too, at the expense of having much less time on pcb-rnd.) Since I want to get rid of the old drc as soon as possible (hopefully in the next cycle), I ask everyone to participate in testing the new DRC. To increase motivation, I've added some extra features, especially UI related, to give more control to the user. More on this in the next mail. Best regards, Igor2
Reply subtree:
3884 [pcb-rnd] project state update from ge...@igor2.repo.hu